

UNITED STATES PATENT APPLICATION

FOR

**A METHOD FOR REPRESENTING ROOT BUSSES USING OBJECT
ORIENTED ABSTRACTIONS**

**Inventors: Rahul Khanna
Andrew Fish**

Prepared By:
BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN
12400 Wilshire Boulevard
Seventh Floor
Los Angeles, California 90025-1026
(425) 827-8600

Attorney's Docket No.: 042390.P9141

"Express Mail" mailing label number: EL429888141US

Date of Deposit March 8, 2001

I hereby certify that I am causing this paper or fee to be deposited with the United States Postal Service "Express Mail Post Office to Addressee" service on the date indicated above and that this paper or fee has been addressed to the Assistant Commissioner for Patents, Washington, D. C. 20231

Dominique Valentino

(Typed or printed name of person mailing paper or fee)

Dominique Valentino

(Signature of person mailing paper or fee)

3-8-01

(Date signed)

A METHOD FOR REPRESENTING ROOT BUSSES USING OBJECT ORIENTED ABSTRACTIONS

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention generally concerns computer busses and corresponding configuration methods, and in more particular concerns a scheme for representing the configuration of computer busses using object oriented abstractions.

Background Information

10 A typical computer platform, such as a personal computer, workstation, or server, generally includes one type of primary or "root" bus that is used for communicating with various peripheral devices, such as the PCI bus in newer computers, and the ISA bus in earlier PCs. Other well-known earlier busses include the EISA bus and the Micro-channel bus. These earlier busses are known as "legacy" busses.

15 A primary problem with legacy busses is that they are difficult to configure. This was one of the motivations for developing the PCI bus, which introduced "plug and play" functionality. Plug and play functionality enables operating systems and other computer software and hardware to become apprised of a PCI peripherals capabilities and characteristics. For example, on a first reboot an operating system may be able to
20 determine that a PCI card that was installed prior to the reboot is a video card or modem with certain characteristics, and may further automatically configure the device, including identifying appropriate device drivers. This has enhanced usability of computers with PCI busses, especially when the computers are used by people with little or no technical background.

While configuring PCI devices on a signal root bus is generally handled well by today's computers, it is anticipated that more powerful computers and servers will be introduced that support a variety of different interface and peripheral types through the use of multiple root busses. In some configurations, these root busses may comprise

5 fundamentally different types of root busses. At present, the particular requirements of the chipset that control the each root bus are usually needed to configure the bus. In more particular, it is usually necessary to determine access mechanism, resource constraints, I/O access mechanisms and/or parent-child relationships to configure the bus. With the introduction of the Intel 870 chipset, Infiniband bus protocol, and IA-64, the process for

10 controlling and configuration root busses will likely become even more complicated.

BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing aspects and many of the attendant advantages of this invention will become more readily appreciated as the same becomes better understood by reference to the following detailed description, when taken in conjunction with the accompanying

5 drawings, wherein:

FIGURE 1 is a schematic block diagram illustrating a multiple layer bus configuration;

FIGURE 2 is a schematic block diagram illustrating an exemplary multiple bus configuration;

10 FIGURE 3 is a flowchart for illustrating the logic used by the invention when creating a GUIDed object comprising an objected-oriented representation of each root bus in a system;

FIGURE 4 is a flowchart for illustrating the logic used by the invention when creating a handle in which information corresponding to the GUIDed object is stored;

15 FIGURE 5A shows a handle after the loop in the flowchart of FIGURE 4 has been executed for a first GUIDed object;

FIGURE 5B shows the handle of FIGURE 5A after all of the root busses in the exemplary multiple bus configuration of FIGURE 2 have been evaluated by the loop of FIGURE 4;

20 FIGURE 6 is a flowchart illustrating the logic used by the invention when enumerating root busses; and

FIGURE 7 is a schematic diagram illustrating an exemplary system for implementing the invention.

042390.P9141

DETAILED DESCRIPTION

The present invention provides a method for representing root busses and their subordinate bus configurations using an object oriented abstraction scheme that enables various system components to communication with peripheral devices attached to the root busses and their subordinate busses without requiring specific knowledge of the access mechanisms of those devices. During the initialization process of a platform, a core dispatcher loads a PCI bus plug-in (PPI) for each entity that can create a root bus. When the plug-in for an entity is loaded, it produces a GUIDed object called a GRB (GUID of PPI for Root Bus) that provides an abstracted representation of the root buss's configuration and resources. The GRB includes a plurality of components including driver methods that may be used to enumerate the root bus corresponding to the GRB. Once the GRB is created, it is published to enable access to devices in the root bus's hierarchy. .

Since multiple root busses may have multiple root-bus access mechanisms, resource constraints, parent-child associations, special mechanisms to enable/disable root busses, and/or separate I/O access mechanisms, each entity defines these components through an object definition for its corresponding root bus. During a root bus enumeration process, all the GRBs corresponding to respective root busses in a system are searched in via the core. Once all of the GRBs are identified, then subordinate busses and devices for each root bus are enumerated through use of the GRB's access mechanisms, resource constraints, I/O access mechanisms, and parent-child relationships published for that root bus.

FIGURE 1 shows a portion of a typical bus configuration 10 that includes a PCI-type root bus depicted as PCI bus 0. Although the following description concerns the use

of PCI root busses in particular, it will be understood that the principles and techniques of the present invention disclosed herein may be applied to other types of root busses as well. Bus configuration 10 includes a host bus 12 to which a host CPU 14, host memory 16, and cache 18 are connected. In general, for a given system host CPU 14 will be the primary bus master for the system, and will be used to service interrupt and handle system errors. Typical processors that may be used for host CPU 14 include the INTEL Pentium™ class processors, as well as processors made by other manufacturers including Motorola, IBM, SUN, and Hewlett-Packard.

As illustrated in FIGURE 1, the various busses in a system comprise a hierarchy that includes one or more levels, wherein busses at a lower level are subordinate to busses at a higher level. The first subordinate bus level below the host bus is the root bus, which comprises a PCI Bus 0 in bus configuration 10. Additional levels depicted in FIGURE 1 include a level 1, a level 2, and a level 3.

Busses between levels are enabled to communicate with one another through use of “bridges.” The primary purpose of a “bridge” is to interface one bus protocol to another. The protocol includes the definition of the bus control signals lines, and data and address sizes. For example, a host/PCI bridge 0 is used to enable communication between host bus 12 and PCI bus 0. Under conventional terminology, a bridge is labeled to correspond to its subordinate bus, i.e., a bridge “n” will correspond to a PCI Bus “n” or other type of Bus “n.” When a bridge interfaces similar bus types, the bridge primarily limits the loading on each bus. Instances of these types of bridges are illustrated by the various PCI/PCI bridges in FIGURE 1. Bus configuration 10 also includes several PCI peripheral devices, including a modem 20, a sound card 22, and a network card 24. For clarity, many

of the busses shown in bus configuration 10 are depicted as not being connected to any devices; it will be recognized that each of the busses may support one or more devices, and the principles of the invention may be applied to any of the busses, regardless of its configuration.

5 In order to interface with ISA peripherals and other legacy components, a legacy bus 26 is provided, which communicates with PCI bus 0 via a PCI/legacy bridge 28. Under another common configuration, a legacy bus may be connected directly to a host bus using an appropriate host bus/legacy bus bridge. The legacy bus enables the system to use various legacy devices and peripherals, such as ISA cards, legacy disk controllers,
 10 keyboards, mice, and video cards, as depicted in a legacy device block 30. Under many systems, the legacy bus must be enabled prior to other busses to successfully boot the systems.

FIGURE 2 illustrates an exemplary multiple root bus configuration 32 that includes three root busses, respectively labeled root bus 0, root bus 1, and root bus 2. Each root bus
 15 includes several layers of subordinate busses connected by corresponding bridges, which are identified by the blocks labeled "BR#" in FIGURE 2. In addition, various devices, depicted as blocks containing a "D," are also included in configuration 32, as well as legacy devices 30 and a PCI-to-Legacy bridge 28.

In order for host CPU 14 and the various other components in the system to access
 20 each other, a configuration needs to be defined for each root bus that includes access mechanisms, I/O requirements, etc. The present invention provides an abstracted representation of a root bus configuration and resources that enables various components (e.g., CPU(s), application programs, peripheral devices) in a system to access other

components such as disk controllers, video cards, sound cards, modems, etc. through a set of GUIDed objects, each corresponding to a respective root bus to which the components are directly or indirectly connected.

With reference to FIGURE 3, a process for creating the GUIDed objects begins in a block 40 in which a core dispatcher loads plug-ins (i.e., software drivers) for entities that can create root busses. The core dispatcher comprises a core software component that is responsible for initializing and/or registering a plug-in. The entities that can create root busses typically may include chipsets that are used to control access to a root bus. For example, many PCI busses are controlled by an Intel [please provide an Intel chipset for a PCI bus] chipset. The loading of plug-ins generally may occur during the POST (power-on self-test) operation of the platform, or optionally during a similar platform initialization operation.

As depicted by respective start loop and end loop blocks 42 and 44, a loop comprising several operations is performed for each entity, as follows. First, a GUID is generated in a block 46. Next, a GUIDed Root Bus (GRB) object is created in a block 48 comprising an object-oriented abstraction that identifies a plurality of methods that may be used to determine the configuration and resource requirements of a corresponding root bus, and includes one or more variables in which configuration and resource information can be stored, either directly, or through data identified by those variables (e.g., stored in a subordinate class that references the GRB). Preferably, the abstracted object may be represented by a C++ or Java class definition. The GRB object is identified by the GUID, and thus is referred to herein as a GUIDed object.

An exemplary GRB is presented below:

GRB (GUID of PPI for ROOT BUS)

```

5  Struct GRB {
        Struct GRB *Next;    // Needed for ordered initialization
        Boolean MustBeBusZero; // At most ON in one element, Must
        be 1st element if ON
        UINT32 PrimaryBus;
        UINT32 SubordinateBus;
        // Methods
        PCIConfigRead();
10    PCIConfigWrite();
        PCISetPriSubBus();
        PCIGetPriSubBus();
        PCISetIOAperture();
        PCIGetIOAperture();
15    PCISetMemAperture();
        PCIGetMemAperture();
        PCIPushResourceAmount();
        AllocResourceAmount();
        DoneResourceAlloc();
20    }

```

The GRB is identified by its GUID, which is simply the name of the GRB. The GRB's methods may be obtained through publication of the GRB by the plug-in for the entity, or by interrogating the plug-in.

25 After the GRB's methods are determined, the methods are registered with the core in a block 50. Using the GRB and its registered methods, the root bus corresponding to the GRB is then enumerated in a block 52, and the logic proceeds to evaluate the root bus corresponding to the next entity. Once all of the root busses are evaluated in this manner, the process is complete.

30 Registration of each GRB and its associated methods comprises storing information in memory using an abstracted data structure comprising a handle that includes the GUIDs for the GRBs and a pointers to the GRB's memory location. With reference to FIGURE 4, this task is performed by looped process that is used during the registration of each root

bus, as provided by respective start loop and end loop block 60 and 62. In a decision block 64 a determination is made to whether a handle has been allocated to store the registration information. During the first pass, a handle will not yet have been allocated, and so the answer to decision block 64 will be no, and the logic will proceed to a block 66 in which a new handle will be created with the GUID for GRB of the first root bus that is evaluated. The logic then proceeds to a block 68 in which a point to the GRB is attached opposite the GRB's GUID in the handle. At this point, the handle appears as a handle 70 depicted in FIGURE 5A, which includes a first GUID entry (RB0) that identifies the GRB, and a corresponding pointer (*RB0 GRB) to the GRB.

The logic proceeds to end loop block 62, completing the evaluation of the first root bus, and loops back to start loop block 60 to begin processing the second root bus. In this instance, since a handle has already been created, the answer to decision block 64 will be yes, and the logic will proceed to a block 72 in which a second GRB GUID (RB1) is attached to the handle. The logic then flows to block 68, wherein a pointer to the GRB (*RB1 GRB) is attached, as before. A similar process is applied to each of the remaining root buses (in this case RB2), producing a handle 70', as shown in FIGURE 5B. After all of the root busses have been evaluated in this manner, registration is complete.

As discussed above, the each root bus is enumerated to identify a configuration of its subordinate busses, and any devices attached to those busses. Root bus enumeration is performed through use of the methods that were previously registered for each root bus. This process implements a programmatic mechanism to detect and/or identify peer PCI busses and child devices/busses including all add-on devices and accompanying optional (OP) ROMs. A configuration process is then performed by collecting resource

requirements for each device and subordinate bus, and allocating/resolving the resources to those devices and busses dynamically without conflicts.

Preferably, the enumeration is initiated by accessing the chipset code, which knows how many root PCI busses are there. Resources for the compliant PCI devices can be determined by accessing PCI config space and doesn't require device initialization. The allocation of resources is, in essence, recursive with each bus requiring all the resources of its subordinates. The host to root bus bridge may also have to abstract I/O access mechanisms to the root bus in situations where the I/O access for the root bus is not the standard 0xCF8.

With reference to the flowchart of FIGURE 6, the enumeration process is now discussed with a description of functions performed by each block in the flowchart and an exemplary code segment for implementing each function. The enumeration process begins in a block 80 in which an ordered list of GRB's is generated. This is accomplished by retrieving the handle for a first GRB, and then extracting the other GRB's that are included in the handle:

```
NUM_GRB = SearchByGUID( GRB );
STRUCT GRB *Starting_GRB = createGRBLinkList(NUM_GRB);
```

Next, in a block 82, all subordinate bus decoding for all but the root bus

corresponding to the first GRB in the list are shut down:

```
Struct GRB *G = Starting_GRB->Next;
For(int I=1;I<Num_GRB;I++){
    G->PCIBusDecode( 0 );
    G=G->Next;
}
```

Bus numbers are then assigned for subordinate busses by traversing down each root bus hierarchy by depth first, as provided by a block 84. For example, with respect to Root

Bus 0 of FIGURE 2, subordinate buses B1, B2, and B3 are first enumerated, followed by buses B4 and B5. During this process, device and resource requirements are recorded in a block 86. The resource requirements for each bus are then determined in a block 88 by retracing the hierarchy from the bottom back toward the top. The following code segment

5 is used to perform the functions of blocks 84, 86, and 88:

```
G = Starting_GRB->Next;
REQ_ID=0;
Prim_Bus=0;
```

```
10 For(int I=0;I<Num_GRB;I++){
    G->PCIBusDecode( 1 );
    G->PrimaryBus=Prim_Bus;
```

```
// Enumerate and Set all Primary , Secondary , Subordinate Busses for GRB
// according to PCI Bridge Specification.
```

```
15 G->SubordinateBUS = Enumerate&SetPCIBus( G );
```

```
// Set the Root & Subordinate Busses for the Chipset producing GRB
```

```
G-> PCISetPriSubBus (G->PrimaryBus, &(G->SubordinateBUS),
NULL);
```

20 The resource requirements for a parent bus include all of the resource requirements of its child (i.e., subordinate) bus(s) and devices. Accordingly, the resource requirements are “pushed up” during this process:

```
/* Push resources for all the BUSSES on GRB , starting with the Highest BUS
GetResourceRequirement() will create RESOURCE structure for
25 PCIPushResourceAmount(); */
```

```
For( int I = G->SubordinateBUS, REQ_ID=0; I=Prim_Bus; I--
,REQ_ID++){
    STRUCT *RESOURCE = GetResourceRequirement( G, I );
30 G->PCIPushResourceAmount ( I , REQ_ID, RESOURCE);
}
```

In a block 90, the root bus is informed of the completion of the determination of resource requirements. This will help the producer of the GRB (e.g., a bus chipset)

compensate for various types of resource requirements:

```
G->DoneResourceAlloc();
```

The In a block 92, resources are allocated and set for the subordinate busses:

```

5      /* Start Receiving the Resources for all the BUSSES except ROOT BUS from the producer of
      GRB) by its REQ_ID. At each step PCI Resource Registers and appropriate Bridge
      parameters should be set. This may involve storing some sort of relationship between
      Secondary Bus Number and BusDeviceFunction Number of the P2P Bridge. */

10     STRUCT RESOURCE *RES
      For( int I = G->SubordinateBUS, REQ_ID=0; I=Prim_Bus+1; I--,
          REQ_ID++) {

      // Get the Resources for the Devices corresponding to Secondary BUS.

15     G->AllocResourceAmount ( I , REQ_ID, RES);

      /* Set all the Resources corresponding to the Devices on the Secondary Side of the PCI BUS
      and
      P2P Bridge producing the Secondary BUS. */

20     SetPCIResource( G, I, RES );
      SetPCIBridgeParameters( G , I );
      }

25

```

The resources are then allocated and set for the root bus and host bridge assigned to the root bus in a block 94:

```

      G->AllocResourceAmount ( Prim_Bus , REQ_ID, RES);
      SetPCIResource( G, Prim_Bus ,RES );

30     STRUCT APERTURE_DESC A= CalcPrimBusApertureBase&Limits(
      G,Prim_Bus );
      G->PCISetIOAperture ( Prim_Bus, A.NUMBER_ADDRESS_BITS ,
          &(A.IO_BASE_ADDRESS) , &(A.IO_LIMIT_ADDRESS));
      G->PCISetMemAperture (Prim_Bus, A.NUMBER_MEMORY_ADDRESS_BITS,
35     A.NUMBER_PREF_MEMORY_ADDRESS_BITS,
      &(A.MEMORY_BASE_ADDRESS), &(A.MEMORY_LIMIT_ADDRESS),
      &(A.PREF_MEMORY_BASE_ADDRESS),
      &(A.PREF_MEMORY_LIMIT_ADDRESS ));

```

It is desired to determine if any devices connected directly or indirectly to the root bus (i.e., devices in the root bus hierarchy) are boot devices. Accordingly, a check for such is made in a block 96, wherein a search for devices that produce a firmware device (FD) or an OPROM (optional ROM) is performed. OPROMs are typically found on various peripheral cards that may control a boot or storage device, such as SCSI controllers. If an FD is found or if no OP ROM(s) are found, the plug-ins are scanned to identify a boot ROM for the root bus. These functions may be performed as follows:

```

Device_List=0;
For( int I = G->SubordinateBUS; I=Prim_Bus; I--){
10   GetPCIDevices( I , G , Device_List)
      Device=Device_List->DEVFn;
      GUID*          DEV_GUID=0;

      While(Device != 0){
15         OPROM_TYPE = GetOpromFDStatus( G , I, Device, DEV_GUID)
         Switch(OPROM_TYPE){
Case OPROM:      I->NewPlugin (GetBaseAddress(G,I,Device));
                  Break;
Case FD:         I->NewFd (GetBaseAddress(G,I,Device) ,
20   GetFDLength(G,I,Device));

Case NONE:       I->LocatePlugins (ByClass,
&PCIClassPlugInGUID,
25   *SizeGuidId, *GuidId);

DEV_GUID,ID = MatchDevice&GUID
(G,I,Device,*GUIDList)
      Break;
      }
30   if(DEV_GUID !=0)

```

After enumerating the first root bus, the foregoing functions are performed for other root busses corresponding to the GRB list generated in block 80 (e.g., root bus 1 and root bus 2 for configuration 32).

Method Prototypes

The following discussion discloses an exemplary set of method prototypes corresponding to the code segments presented above. These examples correspond to C++ method prototypes. However, other object-oriented languages may also be used, such as

5 Java.

PCIConfigRead() Method

Prototype

```

TIANO_STATUS
PCIConfigRead (
10     IN    UINT32    ACCESS_GRANULARITY
        IN    UINT32    BUS_NUMBER,
        IN    UINT32    DEVICE_NUMBER,
        IN    UINT32    FUNCTION_NUMBER,
        IN    UINT32    REGISTER_OFFSET,
15     IN    REGISTER_SIZE    SIZE,
        OUT   VOID      *BUFFER,
    )

```

Parameters

20	<i>ACCESS_GRANULARITY</i>	Read/Write Granularity in Number of Bytes.
	<i>BUS_NUMBER</i>	PCI Bus Number
	<i>DEVICE_NUMBER</i>	PCI Device Number
	<i>FUNCTION_NUMBER</i>	PCI Function Number
	<i>REGISTER_OFFSET</i>	PCI Starting Register
	<i>SIZE</i>	Total BYTE Sized Registers to be read.
25	<i>*BUFFER</i>	Buffer pointer to accommodate all registers.

This function is used to read PCI config space for a particular GRB. *SIZE* corresponds to number of bytes to be expected starting from register offset. Register Read may be requested at a non-aligned boundaries. The function reads data starting at the

30 Register offset (*REGISTER_OFFSET*).

PCIConfigWrite() Method

Prototype


```

TIANO_STATUS
PCIConfigWrite (
    IN    UINT32    ACCESS_GRANULARITY
    IN    UINT32    BUS_NUMBER,
5      IN    UINT32    DEVICE_NUMBER,
    IN    UINT32    FUNCTION_NUMBER,
    IN    UINT32    REGISTER_OFFSET,
    IN    REGISTER_SIZE    SIZE,
10   IN    VOID      *BUFFER
)

```

Parameters

	<i>ACCESS_GRANULARITY</i>	Read/Write Granularity in Number of Bytes.
	<i>BUS_NUMBER</i>	PCI Bus Number
	<i>DEVICE_NUMBER</i>	PCI Device Number
15	<i>FUNCTION_NUMBER</i>	PCI Function Number
	<i>REGISTER_OFFSET</i>	PCI Starting Register
	<i>SIZE</i>	Total BYTE Sized Registers to be read.
	<i>*BUFFER</i>	Buffer pointer to accommodate all registers.

20 This function is used to write PCI config space for a particular GRB. *SIZE* corresponds to number of bytes to be written starting from register offset. Register Write may be requested at non-aligned boundaries. The function writes data starting at the Register offset (*REGISTER_OFFSET*).

PCIShutBusDecode() Method

25 **Prototype**

```

TIANO_STATUS
PCIShutBusDecode ( IN    BOOLDECODE_TYPE )

30      DECODE_TYPE    0    ENABLE
                        1    DISABLE

```

 This function is used to shutdown/enable PCI decode on ROOT BUS corresponding to GRB.

35 **PCISetPriSubBus() Method**

Prototype

```

TIANO_STATUS
PCISetPriSubBus (
    IN    UINT32    ROOT_BUS_NUMBER    // ROOT
    IN    UINT32    *NUM_SUBORDINATE_BUS    // Optional
5    OUT    UINT32    *SUBORDINATE_BUS
)

```

Parameters

10	<i>ROOT_BUS_NUMBER</i>	PCI ROOT Bus for which we need to set the subordinate BUS Number.
15	<i>*NUM_SUBORDINATE_BUS</i>	Pointer to Subordinate Bus Number (if available). If null then chipset has an option to flag an error or recurs itself to calculate subordinate bus. In that case it should also set all primary , secondary and subordinate busses for all PCI Bridges under that ROOT BUS.
20	<i>*SUBORDINATE_BUS</i>	Pointer to Returned value of Subordinate Bus Number

This function sets the Root/Subordinate Bus Number for the Root Bus. If *NUM_SUBORDINATE_BUS* is Zero, it enumerates all the busses underneath the Root Bus and sets Primary, Secondary, and Subordinate Busses. If Non-Zero , it set's Subordinate Bus to *NUM_SUBORDINATE_BUS*.

PCISetPriSubBus() Method

Prototype

```

TIANO_STATUS
PCISetPriSubBus (
    OUT    UINT32    *ROOT_BUS_NUMBER    // ROOT
30    OUT    UINT32    *ROOT_SUB_BUS_NUMBER
        //Subordinate
)

```

Parameters

35	<i>*ROOT_BUS_NUMBER</i>	Bus Number for PCI ROOT BUS
	<i>*ROOT_SUB_BUS_NUMBER</i>	Subordinate Bus Number.

This function gets the Subordinate Bus / Root Bus Numbers for this GRB.

PCISetIOAperture() Method

Prototype

```

TIANO_STATUS
PCISetIOAperture (
5      IN      UINT32      PCI_BUS_NUMBER,           //ROOT
      IN      UINT32      NUMBER_ADDRESS_BITS,
      IN      UINT64      *IO_BASE_ADDRESS,
      IN      UINT64      *IO_LIMIT_ADDRESS
)

```

Parameters

<i>PCI_BUS_NUMBER</i>	BUS Number of a PCI ROOT BUS
<i>NUMBER_ADDRESS_BITS</i>	Total Number of IO address bits (16 , 32 , 64 etc...)
<i>*IO_BASE_ADDRESS</i>	Pointer to IO Base Address.
<i>*IO_LIMIT_ADDRESS</i>	Pointer to IO Limit Address.

This function sets IO BASE ADDRESS and IO LIMITS REGISTER for a ROOT BUS. It is noted that *IO_LIMIT_ADDRESS* can be less than the *IO_BASE_ADDRESS*. Addresses can be 16 bit or 32 bit based upon *NUMBER_ADDRESS_BITS*. This function is mainly used to set the Aperture for the ROOT BUS. The request to set the Aperture on any other PCI Bus may be rejected.

PCIGetIOAperture() Method

Prototype

```

TIANO_STATUS
PCIGetIOAperture (
25      IN      UINT32      PCI_BUS_NUMBER,           //ROOT
      OUT     UINT32      *NUMBER_IO_ADDRESS_BITS,
      OUT     UINT64      *IO_BASE_ADDRESS,
      OUT     UINT64      *IO_LIMIT_ADDRESS
30      )

```

Parameters

<i>PCI_BUS_NUMBER</i>	PCI Root Bus
<i>*NUMBER_ADDRESS_BITS</i>	Returned Total Number of IO address bits (16 , 32 , 64 etc...)
<i>*IO_BASE_ADDRESS</i>	Returned Pointer to IO Base Address.
<i>*IO_LIMIT_ADDRESS</i>	Returned Pointer to IO Limit Address.

This function gets *IO_BASE_ADDRESS* and IO LIMITS REGISTER for ROOT BUS. It is noted that *IO_LIMIT_ADDRESS* can be less than the *IO_BASE_ADDRESS*. Addresses can be 16 bit or 32 bit based upon *NUMBER_ADDRESS_BITS*. This function is mainly used to get the IO Aperture for the Root Bus. The request to get the Aperture on any other PCI Bus may be rejected.

PCISetMemAperture() Method

Prototype

TIANO_STATUS

PCISetMemAperture (

IN UINT32 *PCI_BUS_NUMBER*, // ROOT BUS
 IN UINT32 *NUMBER_MEMORY_ADDRESS_BITS*,
 IN UINT32 *NUMBER_PREF_MEMORY_ADDRESS_BITS*,
 IN VOID **MEMORY_BASE_ADDRESS*,
 IN VOID **MEMORY_LIMIT_ADDRESS*,
 IN VOID **PREF_MEMORY_BASE_ADDRESS*,
 IN VOID **PREF_MEMORY_LIMIT_ADDRESS*
)

Parameters

<i>PCI_BUS_NUMBER</i>	PCI Root Bus
<i>NUMBER_MEMORY_ADDRESS_BITS</i>	Size of non-prefetchable address in bits
<i>NUMBER_PREF_MEMORY_ADDRESS_BITS</i>	Size of prefetchable address in bits
<i>*MEMORY_BASE_ADDRESS</i>	Non-Prefetchable base Address
<i>*MEMORY_LIMIT_ADDRESS</i>	Non-Prefetchable Limit Address
<i>*PREF_MEMORY_BASE_ADDRESS</i>	Prefetchable base Address
<i>*PREF_MEMORY_LIMIT_ADDRESS</i>	Prefetchable Limit Address

This function sets MEMORY and a PREFETCHABLE MEMORY BASE ADDRESS and LIMITS REGISTER for a ROOT BUS. It is noted that *MEMORY_LIMIT_ADDRESS* can be less than the *MEMORY_BASE_ADDRESS*. Addresses can be 16 bit or 32 bit or 64 bit based upon *NUMBER_ADDRESS_BITS*.

PCIGetMemAperture() Method

Prototype

```

TIANO_STATUS
PCIGetMemAperture (
IN    UINT32          PCI_BUS_NUMBER,          // ROOT BUS
OUT   UINT32          NUMBER_MEMORY_ADDRESS_BITS,
5    OUT   UINT32      NUMBER_PREF_MEMORY_ADDRESS_BITS,
OUT   VOID            *MEMORY_BASE_ADDRESS,
OUT   VOID            *MEMORY_LIMIT_ADDRESS,
OUT   VOID            *PREF_MEMORY_BASE_ADDRESS,
OUT   VOID            *PREF_MEMORY_LIMIT_ADDRESS
10    )

```

Parameters

<i>PCI_BUS_NUMBER</i>	PCI Root Bus
<i>*NUMBER_MEMORY_ADDRESS_BITS</i>	Size of non-prefetchable address in bits
<i>*NUMBER_PREF_MEMORY_ADDRESS_BITS</i>	Size of prefetchable address in bits
<i>*MEMORY_BASE_ADDRESS</i>	Non-Prefetchable base Address
<i>*MEMORY_LIMIT_ADDRESS</i>	Non-Prefetchable Limit Address
<i>*PREF_MEMORY_BASE_ADDRESS</i>	Prefetchable base Address
<i>*PREF_MEMORY_LIMIT_ADDRESS</i>	Prefetchable Limit Address

This function gets MEMORY BASE ADDRESSES and LIMITS REGISTERS for the ROOT BUS. It is noted that *MEMORY_LIMIT_ADDRESS* can be less than the *MEMORY_BASE_ADDRESS*. Addresses can be 16 bit or 32 bit or 64 bit based upon *NUMBER_MEMORY_ADDRESS_BITS* and *NUMBER_PREF_MEMORY_ADDRESS_BITS*. *NUMBER_PREF_MEMORY_ADDRESS_BITS* and *NUMBER_MEMORY_ADDRESS_BITS* refer to the total number of bits required for addressing.

PCIPushResourceAmount() Method

Prototype

```

30    TIANO_STATUS
    PCIPushResourceAmount (
        IN    UINT32          PCI_BUS_NUMBER,
        IN    UINT32          REQUEST_ID,
        IN    RESOURCE        *RESOURCE
35    )

```

Parameters

PCI_BUS_NUMBER Secondary PCI BUS ID of a P2P Bridge.

REQUEST_ID Random Request ID. This may be required to retrieve the requested resources.

**RESOURCE* Pointer to the Resource Structure.

Related Definitions

```

5      typedef      struct {
                        RESOURCE_TYPE      TYPE,
                        UINT32              RESOURCE_SIZE,
                        UINT32              NUMBER_ADDRESS_BITS,
10     Static Allocation RESOURCE_DESC      *RESOURCE_ADDRESS,    //
                        RESOURCE            *NEXT_RESOURCE        //
Link Next Resource
} RESOURCE;

```

15 *TYPE* Type of a resource defined by RESOURCE_TYPE.

RESOURCE_SIZE Total Size of this resource in Bytes.

NUMBER_ADDRESS_BITS Size of address bits of this resource.

**RESOURCE_ADDRESS* Pointer to the Base Address ,Range of a resource if STATIC allocation is requires. By default this field should be NULL. The Static allocation requirements are defined by RESOURCE_DESC structure.

20 **NEXT_RESOURCE* Pointer to next Resource Requirement Structure (RESOURCE)

```

25
      typedef      struct{
Zero      VOID      *RESOURCE_BASE_ADDR,      // Don't Care if
30      Zero      VOID      *RESOURCE_RANGE_ADDR ,      // Don't Care if
      VOID      *RESOURCE_DESC      // LL of other
Ranges
      } RESOURCE_DESC
35
      *RESOURCE_BASE_ADDR   Static Base Address of the required resource/range
      *RESOURCE_RANGE_ADDR   Static End Address of the required resource/range.
40     *RESOURCE_DESC        Pointer to next possible allocable Range.

```

```

typedef      enum{
                IO_RESOURCE,
                MEMORY_RESOURCE,
                PREF_MEMORY_RESOURCE,
5              IRQ_RESOURCE,
                OTHER
            } RESOURCE_TYPE;

```

This function is required to push the RESOURCE requirements to the PCI_BUS
 referred to as *PCI_BUS_NUMBER*. This is then automatically pushed to
 10 *PCI_BUS_NUMBER*'s primary bus and so on. The process stops when it reaches the
ROOT BUS. To push resources to the TIANO RESOURCE ALLOCATOR beyond the
 ROOT BUS (GRB), the *DoneResourceAlloc()* function is used. The resource
 amount is given as a link list of all types of resources that need to be pushed. This can also
 15 be accomplished by repeating *PCIPushResourceAmount* an appropriate number of times.
 In cases where static resources are needed to be setup, *RESOURCE_ADDRESS* field may
 be used. Otherwise, the field may be NULL. *RESOURCE_RANGE_ADDRESS* and
RESOURCE_BASE_ADDRESS creates an applicable range of address that can be used for
 allocation. *RESOURCE_DESC* acts as a link-list of possible collection of resource ranges.
 20 Only one Range should be used and others should be discarded. At any time
RESOURCE_BASE_ADDRESS + *RESOURCE_SIZE* should be less than or equal to
RESOURCE_RANGE_ADDRESS.

AllocResourceAmount() Method

Prototype

```

TIANO_STATUS
AllocResourceAmount (
    IN    UINT32          PCI_BUS_NUMBER,
    IN    UINT32          REQUEST_ID,
    OUT   RESOURCE        *RECV_RESOURCE
)

```

Parameters

<i>PCI_BUS_NUMBER</i>	Secondary PCI BUS ID of a P2P Bridge.
35 <i>REQUEST_ID</i>	Request ID used in <i>PCIPushResourceAmount()</i> .
<i>*RECV_RESOURCE</i>	Pointer RESOURCE Structure returned by the call.

This function is responsible for getting the Resources from it's parent. Request
 40 requires a unique *REQUEST_ID*. This is the same ID that was used to push up the

resource request by `PCIPushResourceAmount()`. Since a Resource Allocation cannot be expected without it's parent knowing about it, `REQUEST_ID` has to be registered with the Parent BUS to get the Resources allocated.

5 DoneResourceAlloc() Method

Prototype

```
TIANO_STATUS
DoneResourceAlloc ( VOID )
```

10 This function is responsible for indicating the completion of resource requirement pushup algorithm.

Exemplary System for Implementing the Invention

With reference to FIGURE 7, a generally conventional personal computer 200 is
 15 illustrated, which is suitable for use in connection with practicing the present invention. Alternatively, a corresponding server, or workstation on a local area network may be used for executing machine instructions comprising a computer program that causes the present invention to be executed. Personal computer 200 includes a processor chassis 202 in which are mounted a floppy disk drive 204, a hard drive 206, a motherboard populated
 20 with appropriate integrated circuits (not shown), and a power supply (also not shown), as are generally well known to those of ordinary skill in the art. A monitor 208 is included for displaying graphics and text generated by software programs that are run by the personal computer, and for graphically representing models of objects produced by the present invention. A mouse 210 (or other pointing device) is connected to a serial port (or
 25 to a bus port) on the rear of processor chassis 202, and signals from mouse 210 are conveyed to the motherboard to control a cursor on the display and to select text, menu options, and graphic components displayed on monitor 208 by software programs

executing on the personal computer. In addition, a keyboard 212 is coupled to the motherboard for user entry of text and commands that affect the running of software programs executing on the personal computer.

Personal computer 200 also optionally includes a compact disk-read only memory (CD-ROM) drive 214 into which a CD-ROM disk may be inserted so that executable files and data on the disk can be read for transfer into the memory and/or into storage on hard drive 206 of personal computer 200. Other mass memory storage devices such as an optical recorded medium or DVD drive may be included. The machine instructions comprising the software program and/or modules that causes the CPU to implement the functions of the present invention that have been discussed above will likely be distributed on floppy disks or CD-ROMs (or other memory media) and stored in the hard drive until loaded into random access memory (RAM) for execution by the CPU. Optionally, the software may be downloaded from a network.

The above description of illustrated embodiments of the invention is not intended to be exhaustive or to limit the invention to the precise forms disclosed. While specific embodiments of, and examples for, the invention are described herein for illustrative purposes, various equivalent modifications are possible within the scope of the invention, as those skilled in the relevant art will recognize. Accordingly, it is not intended that the scope of the invention in any way be limited by the above description, but instead be determined entirely by reference to the claims that follow.